

# Figures




Figure 1. Tree-structured representation of a 1-D discrete wavelet transform




Figure 2. Flow graph representation of a 1-D discrete wavelet transform ( $N=16, L=4, J=3$ )




Figure 3. Com pact flow graph representation of a 1-D DW T ( $L=4, J=3$ )




Figure 4. The general structure of Type 1 and Type 2 core DW T architectures




Figure 5.A realization of the  $j$ th pipeline stage,  $j = 1, \dots, J$ , of the Type 1 core DW T architecture




Figure 6 . A n exa m p l e of realization of the Type 1 core DW T architecture for the case  $L_{\max} = 6$ ;  $J = 3$ ;  $N = 2^m$ ,  $m = 3, 4, \dots$




Figure 7. An example of realization of the Type 1 core DW T Architecture for the case  $L_{max}=6$ ;  $J_{max}=3$ ;  $p=2$ ;  $N=2^m$ ,  $m=3/4, \dots$  :




Figure 8. Possible structures for the Pes used in Type 1 core DW T architecture: (a) arbitrary p; (b) p=1; (c) p=2; (d) p=L<sub>max</sub>






Figure 9. A realization of the  $j$ th pipeline stage,  $j = 1, \dots, J$ , of the Type 2 core DWT architecture




Figure 10. An example of realization of the Type 2 core DW T architecture for the case  $L_{max} = 6$ ;  $J = 3$ ;  $p = 2$ ;  $N = 2^m$ ,  $m = 3/4, \dots$  :  
(a) the general structure; (b) a possible structure for the PEs.






Figure 11. The general structure of multi-core DW T architectures



(a)



(b)

Figure 12. The variable resolution DW T architecture: (a) based on a single-core DW T architecture; (b) based on a multi-core DW T architecture




Figure 13. Delay versus number of basic units for some known and proposed DW T architectures  
 DW T parameters are:  $N = 1024, J = 3, L = 9$ .

Figure 14.

Table 1. Comparative performance of some DWT architectures

Architecture	Area, $A$ (number of BUs)	Period, $T_p$	$AT_p^2$
TMS320C64x [36]	$\approx 2$ (64-bit)	$4N(1-2^{-J}) + 25J$	$\approx 32((1-2^{-J})N + 6J)^2$
Architectures in [14], [15]	$L$	$2N$	$4N^2L$
Architectures in [14]-[19]	$2L$	$N$	$2N^2L$
Architectures in [12], [24]	$JL$	$N$	$JN^2L$
Architectures of [30]	$4L$ or $\sum_{j=1}^J \lceil L/2^{j-2} \rceil$	$N/2$	$\approx N^2L$
FPP DWT [34] (pipelined)	$2NL(1-1/2^J)$	1 (per vector)	$2NL(1-1/2^J)$
LPP DWT [34]	$2L(2^J - 1)$	$N/2^J$	$N^2L(2^J - 1)/2^{2J-1}$ $\approx N^2L/2^{J-1}$
Single-core DWT (Type 1 or 2)	$2p(2^J - 1)$	$N\lceil L/p \rceil/2^J$	$\approx N^2p\lceil L/p \rceil^2/2^{J-1}$
Single-core DWT, $p=1$	$2(2^J - 1)$	$NL/2^J$	$\approx N^2L^2/2^J$
Single-core DWT $p=L_{\max}$ ( $L \leq L_{\max}$ )	$2L_{\max}(2^J - 1)$	$N/2^J$	$\approx N^2L_{\max}/2^{J-1}$
Multi-core DWT	$2pr(2^J - 1)$	$(N\lceil L/p \rceil)/(r2^J)$	$\approx (N^2p\lceil L/p \rceil^2)/(r2^{J-1})$
Multi-core DWT, $r=4, p=1$	$8(2^J - 1)$	$NL/2^{J+2}$	$\approx N^2L^2/2^{J+1}$
Multi-core DWT $r=4$ , $p=L_{\max}$ ( $L \leq L_{\max}$ )	$2rL_{\max}(2^J - 1)$	$N/(r2^J)$	$\approx (N^2L_{\max})/(r2^{J-1})$
Variable resolution single-core DWT $p \geq \lceil K/2 \rceil$ ( $K \leq 2L$ )	$2p(2^{J_{\min}} - 1) + K$ $\approx K2^{J_{\min}}$	$N\lceil 2L/K \rceil/2^{J_{\min}}$ $\approx 2NL/(K2^{J_{\min}})$	$\approx \frac{N^2L^2}{K2^{J_{\min}-2}}$



Figure 16.

Table 3. Numerical examples from Table 1 ( $N=1024$ ,  $L=5$ ,  $J=3$  and  $J=4$ )

Architecture	Number of BUs (gate count)		Period, $T_p$ (in cc's)	
	$J=3$	$J=4$	$J=3$	$J=4$
TMS320C64x	2 64-bit	2 64-bit		3940
Non-pipelined, [14], [15]	5 (9570)	5 (9570)	2048	2048
Two-stage pipelined, [14]- [19]	10 (19140)	10 (19140)	1024	1024
J-stage pipelined, [12], [24]	15 (28710)	20 (38280)	1024	1024
J-stage pipelined, [30]	20 (38280) or 15 (28710)	20 (38280) or 18 (34452)	512	512
FPP DWT (pipelined), [34]	8960 ( $1.7 \cdot 10^8$ )	9600 ( $1.8 \cdot 10^8$ )	1	1
LPP DWT (pipelined), [34]	70 (133980)	150 (287100)	128	64
Single-core DWT, $p=1$	14 (26796)	30 (57420)	640	320
Single-core DWT, $p=L_{\max}=5$	70 (133980)	150 (287100)	128	64
Multi-core DWT, $r=4$ , $p=1$	56 (107184)	120 (229680)	160	80
Multi-core DWT, $r=4$ , $p=L_{\max}=5$	280 (535920)	600 (1148400)	32	16
Variable resolution single-core DWT, $p=1$ , ( $K=2$ ), $J_{\min}=2$	8 (15312)	8 (15312)	1280	1280